



# V2V EDTECH LLP

Online Coaching at an Affordable Price.

## OUR SERVICES:

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT / CS
- Professional Courses



**+91 93260 50669**



**v2vedtech.com**



**V2V EdTech LLP**



**v2vedtech**



**MODEL ANSWER**  
**WINTER- 18 EXAMINATION**

**Subject Title: Digital Techniques**

**Subject Code:**

**22320**

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more Importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q.N.	Answer	Marking Scheme
Q.1		Attempt any FIVE of the following :	Total Marks 10
	a)	Write the radix of binary,octal,decimal and hexadecimal number system.	2M
	Ans:	Radix of: Binary – 2  Octal - 8  Decimal - 10  Hexadecimal -16	½ M each
	b)	Draw the circuit diagram for AND and OR gates using diodes.	2M
	Ans:	<p><u>Diode AND gate :Diode OR gate :</u></p> <p>The image shows two circuit diagrams. The left diagram is a Diode AND gate: it has two input terminals A and B. Each input has a diode connected to a common node. This node is connected to a resistor R, which is then connected to a terminal V. The output terminal Y is also connected to this common node. The output equation is given as <math>Y = A \cdot B</math>. The right diagram is a Diode OR gate: it has two input terminals A and B. Each input has a diode connected to a common node. This node is connected to a resistor R, which is then connected to ground. The output terminal Y is also connected to this common node. The output equation is given as <math>Y = A + B</math>.</p>	1 M each

<b>c)</b>	<b>Write simple example of Boolean expression for SOP and POS.</b>	<b>2M</b>
<b>Ans:</b>	<p><b><u>SOP form:</u></b></p> $Y = AB + BC + A\bar{C}$ <p><b><u>POS form:</u></b></p> $Y = (A + B) (B + C) (A + \bar{C})$	<b>1 M each (any proper example can be considered)</b>
<b>d)</b>	<b>State the necessity of multiplexer.</b>	<b>2M</b>
<b>Ans:</b>	<p><b><u>Necessity of Multiplexer:</u></b></p> <ul style="list-style-type: none"> <li>• It reduces the number of wires required to pass data from source to destination.</li> <li>• For minimizing the hardware circuit.</li> <li>• For simplifying logic design.</li> <li>• In most digital circuits, many signals or channels are to be transmitted, and then it becomes necessary to send the data on a single line simultaneously.</li> <li>• Reduces the cost as sending many signals separately is expensive and requires more wires to send.</li> </ul>	<b>2 M(any two proper points)</b>
<b>e)</b>	<b>Draw logic diagram of T flip-flop and give its truth table.</b>	<b>2M</b>
<b>Ans:</b>	<p><b><u>Note: Diagram Using logic gates with proper connection also can be consider.</u></b></p> <p><b><u>Logic Diagram:</u></b></p> <div style="display: flex; justify-content: space-around; align-items: center;"> <div style="text-align: center;"> </div> <div style="text-align: center;"> </div> </div> <p style="text-align: center; margin-top: 10px;"><b>OR</b></p>	<b>1M (any one diagram)</b>
		<b>1 M</b>



	<p><b>Truth Table:</b></p> <table border="1"> <thead> <tr> <th>Input <math>T_n</math></th> <th>Output <math>Q_{n+1}</math></th> <th>Operation Performed</th> </tr> </thead> <tbody> <tr> <td>0</td> <td><math>Q_n</math></td> <td>No change</td> </tr> <tr> <td>1</td> <td><math>\bar{Q}_n</math></td> <td>Toggle</td> </tr> </tbody> </table>	Input $T_n$	Output $Q_{n+1}$	Operation Performed	0	$Q_n$	No change	1	$\bar{Q}_n$	Toggle																	
Input $T_n$	Output $Q_{n+1}$	Operation Performed																									
0	$Q_n$	No change																									
1	$\bar{Q}_n$	Toggle																									
f)	<b>Define modulus of a counter. Write the numbers of flip flops required for Mod-6 counter.</b>	2M																									
Ans:	<ul style="list-style-type: none"> <li>Modulus of counter is defined as number of states/clock the counter counts.</li> <li>The numbers of flip flops required for Mod-6 counter is 3.</li> </ul>	<b>Definition:</b> 1 M No. of FF-1M																									
g)	<b>State function of preset and clear in flip flop.</b>	2M																									
Ans:	<ul style="list-style-type: none"> <li>In the flip flop , when the power is switched on, the state of the circuit is uncertain i.e. may be <math>Q = 1</math> or <math>Q = 0</math>.</li> <li>Hence, the function of preset is to set a flip flop i.e. <math>Q = 1</math> and the function of clear is to clear a flip flop i.e. <math>Q = 0</math>.</li> </ul> <table border="1"> <thead> <tr> <th colspan="3">Inputs</th> <th>Output</th> <th>Operation performed</th> </tr> <tr> <th><math>CK</math></th> <th><math>Cr</math></th> <th><math>Pr</math></th> <th><math>Q</math></th> <th></th> </tr> </thead> <tbody> <tr> <td>1</td> <td>1</td> <td>1</td> <td><math>Q_{n+1}</math>(Table 7.1)</td> <td>Normal FLIP-FLOP</td> </tr> <tr> <td>0</td> <td>0</td> <td>1</td> <td>0</td> <td>Clear</td> </tr> <tr> <td>0</td> <td>1</td> <td>0</td> <td>1</td> <td>Preset</td> </tr> </tbody> </table>	Inputs			Output	Operation performed	$CK$	$Cr$	$Pr$	$Q$		1	1	1	$Q_{n+1}$ (Table 7.1)	Normal FLIP-FLOP	0	0	1	0	Clear	0	1	0	1	Preset	<b>1 M for each function (table is optional)</b>
Inputs			Output	Operation performed																							
$CK$	$Cr$	$Pr$	$Q$																								
1	1	1	$Q_{n+1}$ (Table 7.1)	Normal FLIP-FLOP																							
0	0	1	0	Clear																							
0	1	0	1	Preset																							

<b>Q 2</b>	<b>Attempt any THREE of the following :</b>	<b>12-Total Marks</b>
	<p>a) <b>Draw the block diagram of Programmable Logic Array.</b></p>	<b>4M</b>
	<p><b>Ans: <u>Diagram :-</u></b></p> <div style="border: 1px solid black; padding: 10px; margin: 10px auto; width: 80%;"> <p style="text-align: center;"><b>Block diagram of Programmable Logic Array</b></p> <p style="text-align: center;"><b>OR</b></p> </div>	<b>4 M</b>


<b>b)</b>	<p><b>Convert –</b>  <math>(255)_{10} = (?)_{16} = (?)_8</math>  <math>(157)_{10} = (?)_{BCD} = (?)_{\text{Excess3}}</math></p>	<b>4M</b>																																			
<b>Ans:</b>	<p><b>(i) <math>(255)_{10} = (FF)_{16} = (377)_8</math></b></p> <p><math>(255)_{10} = (FF)_{16}</math></p> <table style="margin-left: 20px;"> <tr> <td style="border-right: 1px solid black; padding: 2px 10px;">16</td> <td style="border-bottom: 1px solid black; padding: 2px 10px;">255</td> <td style="padding: 2px 10px;">F (15)</td> <td rowspan="2" style="text-align: center; vertical-align: middle;">↑</td> </tr> <tr> <td style="border-right: 1px solid black; padding: 2px 10px;"> </td> <td style="border-bottom: 1px solid black; padding: 2px 10px;">15</td> <td style="padding: 2px 10px;">F</td> </tr> </table> <p><math>(255)_{10} = (377)_8</math></p> <table style="margin-left: 20px;"> <tr> <td style="border-right: 1px solid black; padding: 2px 10px;">8</td> <td style="border-bottom: 1px solid black; padding: 2px 10px;">255</td> <td style="padding: 2px 10px;">7</td> <td rowspan="3" style="text-align: center; vertical-align: middle;">↑</td> </tr> <tr> <td style="border-right: 1px solid black; padding: 2px 10px;">8</td> <td style="border-bottom: 1px solid black; padding: 2px 10px;">31</td> <td style="padding: 2px 10px;">7</td> </tr> <tr> <td style="border-right: 1px solid black; padding: 2px 10px;"> </td> <td style="border-bottom: 1px solid black; padding: 2px 10px;">3</td> <td style="padding: 2px 10px;">3</td> </tr> </table> <p><b>(ii) <math>(157)_{10} = (000101010111)_{BCD} = (010010001010)_{\text{Excess3}}</math></b></p> <p><math>(157)_{10} = (000101010111)_{BCD}</math></p> <table style="margin-left: 40px; text-align: center;"> <tr> <td style="padding: 0 10px;"><u>1</u></td> <td style="padding: 0 10px;"><u>5</u></td> <td style="padding: 0 10px;"><u>7</u></td> </tr> <tr> <td style="padding: 0 10px;">0001</td> <td style="padding: 0 10px;">0101</td> <td style="padding: 0 10px;">0111</td> </tr> </table> <p><math>(000101010111)_{BCD} = (010010001010)_{\text{Excess3}}</math></p> <table style="margin-left: 40px; text-align: center;"> <tr> <td style="padding: 0 10px;">11</td> <td style="padding: 0 10px;">111</td> <td style="padding: 0 10px;">111</td> </tr> <tr> <td style="padding: 0 10px;">0001</td> <td style="padding: 0 10px;">0101</td> <td style="padding: 0 10px;">0111</td> </tr> <tr> <td style="padding: 0 10px;">+ 0011</td> <td style="padding: 0 10px;">0011</td> <td style="padding: 0 10px;">0011</td> </tr> <tr> <td style="padding: 0 10px;">0100</td> <td style="padding: 0 10px;">1000</td> <td style="padding: 0 10px;">1010</td> </tr> </table>	16	255	F (15)	↑		15	F	8	255	7	↑	8	31	7		3	3	<u>1</u>	<u>5</u>	<u>7</u>	0001	0101	0111	11	111	111	0001	0101	0111	+ 0011	0011	0011	0100	1000	1010	<p><b>1 M</b></p> <p><b>1 M</b></p> <p><b>1 M</b></p> <p><b>1 M</b></p>
16	255	F (15)	↑																																		
	15	F																																			
8	255	7	↑																																		
8	31	7																																			
	3	3																																			
<u>1</u>	<u>5</u>	<u>7</u>																																			
0001	0101	0111																																			
11	111	111																																			
0001	0101	0111																																			
+ 0011	0011	0011																																			
0100	1000	1010																																			
<b>c)</b>	<p><b>Draw the symbol, truth table and logic expression of any one universal logic gate. Write reason why it is called universal gate.</b></p>	<b>4M</b>																																			
<b>Ans:</b>	<p style="text-align: center;"><u><i>(Note: Any one universal gate has to be considered.)</i></u></p> <p><b>Universal Gates: NAND or NOR</b> Symbol:</p> <div style="text-align: center; margin: 10px 0;"> </div> <p><b>Truth table:</b></p> <table style="margin-left: 20px; border-collapse: collapse;"> <tr> <td style="border: 1px solid black; padding: 2px;">A</td> <td style="border: 1px solid black; padding: 2px;">B</td> <td style="border: 1px solid black; padding: 2px;">Y</td> <td style="border: 1px solid black; padding: 2px;">A</td> <td style="border: 1px solid black; padding: 2px;">B</td> <td style="border: 1px solid black; padding: 2px;">Y</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">0</td> </tr> <tr> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">1</td> <td style="border: 1px solid black; padding: 2px;">0</td> </tr> </table> <p><b>Logic expression:</b></p> <p style="margin-left: 20px;"><math>Y = \overline{A \cdot B}</math>    <math>Y = \overline{A + B}</math></p> <p>NAND and NOR gates are called as “Universal Gate” as it is possible to implement any Boolean expression using these gates.</p>	A	B	Y	A	B	Y	0	0	1	0	0	1	0	1	1	0	1	0	1	0	1	1	0	0	1	1	0	1	1	0	<p><b>1 M</b></p> <p><b>1 M</b></p> <p><b>1 M</b></p> <p><b>1 M</b></p>					
A	B	Y	A	B	Y																																
0	0	1	0	0	1																																
0	1	1	0	1	0																																
1	0	1	1	0	0																																
1	1	0	1	1	0																																




d) Minimize the following expression using K-Map.  
 $f(A, B, C, D) = \sum m (0, 1, 2, 4, 5, 7, 8, 9, 10)$

4M

Ans:




OR



$$\bar{A}\bar{C} + \bar{B}\bar{C} + \bar{B}\bar{D} + \bar{A}BD$$

1 M – drawing k map  
1 M – Representing function in k map  
1 M – Grouping  
1M – Final expression



Q. 3	Attempt any THREE:	12-Total Marks															
	<p>a) Compare TTL and CMOS logic families on the basis of following:</p> <ul style="list-style-type: none"> <li>(i) Propagation delay</li> <li>(ii) Power Dissipation</li> <li>(iii) Fan-out</li> <li>(iv) Basic gate</li> </ul>	4M															
	<p>Ans: <u>NOTE :- ( Relevant points of comparison- 1 M for each point)</u></p> <table border="1" data-bbox="316 541 1307 846"> <thead> <tr> <th>Parameter</th> <th>CMOS</th> <th>TTL</th> </tr> </thead> <tbody> <tr> <td>Propagation delay</td> <td>70-105 nsec/more than TTL</td> <td>10 nsec/Less than CMOS</td> </tr> <tr> <td>Power Dissipation</td> <td>Less 0.1 mW/Less than TTL</td> <td>More 10 mW/ More than CMOS</td> </tr> <tr> <td>Fan-out</td> <td>50/More than TTL</td> <td>10/Less than CMOS</td> </tr> <tr> <td>Basic gate</td> <td>NAND/NOR</td> <td>NAND</td> </tr> </tbody> </table>	Parameter	CMOS	TTL	Propagation delay	70-105 nsec/more than TTL	10 nsec/Less than CMOS	Power Dissipation	Less 0.1 mW/Less than TTL	More 10 mW/ More than CMOS	Fan-out	50/More than TTL	10/Less than CMOS	Basic gate	NAND/NOR	NAND	1 Marks each point
Parameter	CMOS	TTL															
Propagation delay	70-105 nsec/more than TTL	10 nsec/Less than CMOS															
Power Dissipation	Less 0.1 mW/Less than TTL	More 10 mW/ More than CMOS															
Fan-out	50/More than TTL	10/Less than CMOS															
Basic gate	NAND/NOR	NAND															
	<p>b) Describe the function of full Adder Circuit using its truth table, K-Map simplification and logic diagram.</p>	4M															
	<p>Ans: ( Diagram- 1M, Truth table-1M, K-map- 1M, Logic diagram-1 M)</p> <p>A full adder is a combinational logic circuit that performs addition between three bits, the two input bits A and B, and carry C from the previous bit.</p> <p><b>Block diagram :</b></p> 	<p>1M</p> <p>1M</p>															




**Truth Table :**

Input			Output	
A	B	C <sub>in</sub>	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

1M


**K-Map :-**



1M


**Logic Diagram:**

(Note: Logic Diagram using basic or universal gate also can be consider)





**Diagram :-**



2M

**Working :-**

The **JK flip flop** is basically a gated SR flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level “1”. Due to this additional clocked input, a JK flip-flop has four possible input combinations, “logic 1”, “logic 0”, “no change” and “toggle”.

1M

Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs, respectively after its inventor Jack Kilby. Then this equates to:  $J = S$  and  $K = R$ .

The two 2-input AND gates of the gated SR bistable have now been replaced by two 3-input NAND gates with the third input of each gate connected to the outputs at Q and  $\bar{Q}$ . This cross coupling of the SR flip-flop allows the previously invalid condition of  $S = “1”$  and  $R = “1”$  state to be used to produce a “toggle action” as the two inputs are now interlocked.

If the circuit is now “SET” the J input is inhibited by the “0” status of Q through the lower NAND gate. If the circuit is “RESET” the K input is inhibited by the “0” status of  $\bar{Q}$  through the upper NAND gate. As Q and  $\bar{Q}$  are always different we can use them to control the input. When both inputs J and K are equal to logic “1”, the JK flip flop toggles

<b>Q. 4</b>	<b>A)</b>	<b>Attempt any THREE of the following:</b>	<b>12-Total Marks</b>
	<b>a)</b>	<b>Draw and explain working of 4 bit serial Input parallel Output shift register.</b>	<b>4M</b>
	<b>Ans:</b>	<p><b>(Diagram:2M,Explanation:2M)</b></p> <p><b><u>Diagram :-</u></b></p> <div style="border: 1px solid black; padding: 10px; margin: 10px 0;"> </div> <p><b><u>Explanation :-</u></b></p> <p>If a logic “1” is connected to the DATA input pin of FFA then on the first clock pulse the output of FFA and therefore the resulting <math>Q_A</math> will be set HIGH to logic “1” with all the other outputs still remaining LOW at logic “0”.</p> <p>Assume now that the DATA input pin of FFA has returned LOW again to logic “0” giving us one data pulse or 0-1-0.</p> <p>The second clock pulse will change the output of FFA to logic “0” and the output of FFB and <math>Q_B</math> HIGH to logic “1” as its input D has the logic “1” level on it from <math>Q_A</math>. The logic “1” has now moved or been “shifted” one place along the register to the right as it is now at <math>Q_A</math>.</p> <p>When the third clock pulse arrives this logic “1” value moves to the output of FFC (<math>Q_C</math>) and so on until the arrival of the fifth clock pulse which sets all the outputs <math>Q_A</math> to <math>Q_D</math> back again to logic level “0” because the input to FFA has remained constant at logic level “0”.</p> <p>The effect of each clock pulse is to shift the data contents of each stage one place to the right, and this is shown in the following table until the complete data value of 0-0-0-1 is stored in the register. This data value can now be read directly from the outputs of <math>Q_A</math> to <math>Q_D</math>.</p> <p>Then the data has been converted from a serial data input signal to a parallel data output. The truth table and following waveforms show the propagation of the logic “1” through the register from left to right as follows.</p> <p><b>Basic Data Movement Through A Shift Register</b></p>	<b>2M</b>
			<b>2M</b>




Clock Pulse No	QA	QB	QC	QD
0	0	0	0	0
1	1	0	0	0
2	0	1	0	0
3	0	0	1	0
4	0	0	0	1
5	0	0	0	0

b) Draw 16:1 MUX tree using 4:1 MUX.

4M

Ans: Diagram :-



4M





i)  $\overline{AB} = \overline{A} + \overline{B}$

It states that compliment of product is equal to sum of their compliments.

1	2	3	4	5	6
A	B	$\overline{AB}$	$\overline{A}$	$\overline{B}$	$\overline{A+B}$
0	0	1	1	1	1
0	1	1	1	0	1
1	0	1	0	1	1
1	1	0	0	0	0

Column 03 = column 06

i.e.  $\overline{AB} = \overline{A} + \overline{B}$

Hence proved

2M

OR

ii)  $\overline{A+B} = \overline{A} \cdot \overline{B}$

It states that complement of sum is equal to product of their complements.

1	2	3	4	5	6
A	B	$\overline{A+B}$	$\overline{A}$	$\overline{B}$	$\overline{A} \cdot \overline{B}$
0	0	1	1	1	1
0	1	0	1	0	0
1	0	0	0	1	0
1	1	0	0	0	0

Column 03 = column 06

$\therefore \overline{A+B} = \overline{A} \cdot \overline{B}$

Hence proved.

e) Design one digit BCD Adder using IC 7483

Ans: (Diagram:4M)

(Note: Labeled combinational circuit can be drawn using universal gate also)

4M







Now add  $(100011)_2$  and  $(111011)_2$

$$\begin{array}{r} 100011 \\ + 111011 \\ \hline \end{array}$$

$$\boxed{1} \quad 011110$$

→ Carry is generated so answer is in positive form, so will discard the carry generated  
Therefore final answer will be  $(011110)_2 = (30)_2$

**b) Design a 4 bit synchronous counter and draw its logic diagram.**

**6M**


**Ans:**

**State Table:**

Present state				Next state				Flip flop inputs			
D	C	B	A	D <sup>+</sup>	C <sup>+</sup>	B <sup>+</sup>	A <sup>+</sup>	T <sub>D</sub>	T <sub>C</sub>	T <sub>B</sub>	T <sub>A</sub>
0	0	0	0	0	0	0	1	0	0	0	1
0	0	0	1	0	0	1	0	0	0	1	1
0	0	1	0	0	0	1	1	0	0	0	1
0	0	1	1	0	1	0	0	0	1	1	1
0	1	0	0	0	1	0	1	0	0	0	1
0	1	0	1	0	1	1	0	0	0	1	1
0	1	1	0	0	1	1	1	0	0	0	1
0	1	1	1	1	0	0	0	1	1	1	1
1	0	0	0	1	0	0	1	0	0	0	1
1	0	0	1	1	0	1	0	0	0	1	1
1	0	1	0	1	0	1	1	0	0	0	1
1	0	1	1	1	1	0	0	0	1	1	1
1	1	0	0	1	1	0	1	0	0	0	1
1	1	0	1	1	1	1	0	0	0	1	1
1	1	1	0	1	1	1	1	0	0	0	1
1	1	1	1	0	0	0	0	1	1	1	1


**2M-State table**

**Kmap:**



2M-Kmap

**Logic Diagram:**



2M-Logic Diagram




**Resolution:** The voltage input change necessary for a one bit change in the output is called resolution.

**Conversion Time:** The conversion time is the time required for conversion from an analog input voltage to the stable digital output

OR

**Circuit Diagram:**



2 Marks  
Diagram

**Explanation:**

DAC= Digital to Analog converter

EOC= End of conversion

SAR =Successive approximation register

S/H= Sample and hold circuit

$V_{in}$ = input voltage

$V_{ref}$ = reference voltage

The successive approximation Analog to Digital converter circuit typically consisting of four sub circuits-

1. A sample and hold circuit to acquire the input voltage  $V_{in}$ .
2. An analog voltage comparator that compares  $V_{in}$  to the output of internal DAC and outputs the result of comparison to successive approximation register(SAR).
3. SAR sub circuits designed to supply an approximate digital code of  $V_{in}$  to the internal DAC.
4. An internal reference DAC that supplies the comparator with an analog voltage equivalent of digital code output of SAR for comparison with  $V_{in}$ .

The successive approximation register is initialized so that most significant bit (MSB) is equal to digital 1. This code is fed into DAC which the supplies the analog equivalent of this digital code  $V_{ref}/2$  into the comparator circuit for the comparison with sampled input voltage. If this analog voltage exceeds  $V_{in}$  the comparator causes the SAR to reset the bit, otherwise a bit is left as 1. Then the

2 Marks  
Explanation

next bit is set to 1 and the same test is done continuing this binary search until every bit in the SAR has been tested. The resulting code is the digital approximation of the sampled input voltage and is finally output by DAC at end of the conversion (EOC).

Resolution and conversion time associate with ADC-

**Resolution:**

It is the maximum number of digital output codes.

Resolution =  $2^n$


(OR)

It is defined as the ratio of change in the value of input analog voltage required to change the digital output by 1 LSB.

$$\therefore \text{Resolution} = \frac{V_{FS}}{2^n - 1}$$

**Conversion time:**

The time difference between two instants i.e. 't<sub>0</sub>' where SOC signal is given as input to the ADC and 't<sub>1</sub>' where EOC signal we get as output from ADC. it should be small as possible.



1 Marks  
each



Q.6	Attempt any TWO of the following:	Total Marks 12																																																																																																																																																																									
	a) Design 4 bit Binary to Gray code converter.	6M																																																																																																																																																																									
	<p>Ans:</p> <p>Truth Table for 4 bit Binary to Gray code converter</p> <table border="1" data-bbox="310 369 1278 1054"> <thead> <tr> <th colspan="4">Binary Input</th> <th colspan="4">Gray output</th> </tr> <tr> <th>B<sub>3</sub></th> <th>B<sub>2</sub></th> <th>B<sub>1</sub></th> <th>B<sub>0</sub></th> <th>G<sub>3</sub></th> <th>G<sub>2</sub></th> <th>G<sub>1</sub></th> <th>G<sub>0</sub></th> </tr> </thead> <tbody> <tr><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td><td>0</td></tr> <tr><td>0</td><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>0</td><td>1</td><td>1</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0</td><td>0</td><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>0</td><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>0</td><td>1</td><td>0</td><td>1</td><td>0</td></tr> <tr><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td><td>0</td><td>1</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>0</td><td>1</td><td>0</td><td>0</td><td>1</td></tr> <tr><td>1</td><td>1</td><td>1</td><td>1</td><td>1</td><td>0</td><td>0</td><td>0</td></tr> </tbody> </table> <p>K-MAP FOR G<sub>3</sub>:</p> <table border="1" data-bbox="324 1155 1185 1869"> <tr> <td></td> <td>B<sub>1</sub>B<sub>0</sub> 00</td> <td>01</td> <td>11</td> <td>10</td> </tr> <tr> <td>B<sub>3</sub>B<sub>2</sub> 00</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>01</td> <td>0</td> <td>0</td> <td>0</td> <td>0</td> </tr> <tr> <td>11</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> <tr> <td>10</td> <td>1</td> <td>1</td> <td>1</td> <td>1</td> </tr> </table> <p>G<sub>3</sub>=B<sub>3</sub></p>	Binary Input				Gray output				B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>	0	0	0	0	0	0	0	0	0	0	0	1	0	0	0	1	0	0	1	0	0	0	1	1	0	0	1	1	0	0	1	0	0	1	0	0	0	1	1	0	0	1	0	1	0	1	1	1	0	1	1	0	0	1	0	1	0	1	1	1	0	1	0	0	1	0	0	0	1	1	0	0	1	0	0	1	1	1	0	1	1	0	1	0	1	1	1	1	1	0	1	1	1	1	1	0	1	1	0	0	1	0	1	0	1	1	0	1	1	0	1	1	1	1	1	0	1	0	0	1	1	1	1	1	1	0	0	0		B <sub>1</sub> B <sub>0</sub> 00	01	11	10	B <sub>3</sub> B <sub>2</sub> 00	0	0	0	0	01	0	0	0	0	11	1	1	1	1	10	1	1	1	1	<p>2M for truth table</p> <p>1/2m for each output equation</p> <p>2M for realization using gates</p>
Binary Input				Gray output																																																																																																																																																																							
B <sub>3</sub>	B <sub>2</sub>	B <sub>1</sub>	B <sub>0</sub>	G <sub>3</sub>	G <sub>2</sub>	G <sub>1</sub>	G <sub>0</sub>																																																																																																																																																																				
0	0	0	0	0	0	0	0																																																																																																																																																																				
0	0	0	1	0	0	0	1																																																																																																																																																																				
0	0	1	0	0	0	1	1																																																																																																																																																																				
0	0	1	1	0	0	1	0																																																																																																																																																																				
0	1	0	0	0	1	1	0																																																																																																																																																																				
0	1	0	1	0	1	1	1																																																																																																																																																																				
0	1	1	0	0	1	0	1																																																																																																																																																																				
0	1	1	1	0	1	0	0																																																																																																																																																																				
1	0	0	0	1	1	0	0																																																																																																																																																																				
1	0	0	1	1	1	0	1																																																																																																																																																																				
1	0	1	0	1	1	1	1																																																																																																																																																																				
1	0	1	1	1	1	1	0																																																																																																																																																																				
1	1	0	0	1	0	1	0																																																																																																																																																																				
1	1	0	1	1	0	1	1																																																																																																																																																																				
1	1	1	0	1	0	0	1																																																																																																																																																																				
1	1	1	1	1	0	0	0																																																																																																																																																																				
	B <sub>1</sub> B <sub>0</sub> 00	01	11	10																																																																																																																																																																							
B <sub>3</sub> B <sub>2</sub> 00	0	0	0	0																																																																																																																																																																							
01	0	0	0	0																																																																																																																																																																							
11	1	1	1	1																																																																																																																																																																							
10	1	1	1	1																																																																																																																																																																							



	B1B0	00	01	11	10
B3B2	00	0	0	0	0
	01	1	1	1	1
	11	0	0	0	0
	10	1	1	1	1

K-MAP FOR G2:

$$G2 = \overline{B3} B2 + \overline{B2} B3$$

$$= B3 \text{ XOR } B2$$

K-MAP FOR G1:

	B1B0	00	01	11	10
B3B2	00	0	0	1	1
	01	1	1	0	0
	11	1	1	0	0
	10	0	0	1	1

$$G1 = \overline{B2} B1 + B2 \overline{B1}$$

$$= B1 \text{ XOR } B2$$


K-MAP FOR G0:

	B1B0	00	01	11	10
B3B2	00	0	1	0	1
	01	0	1	0	1
	11	0	1	0	1
	10	0	1	0	1

$$G0 = \overline{B1} B0 + B1 \overline{B0}$$

$$= B1 \text{ XOR } B0$$

Diagram for 4 bit Binary to Gray code converter:



**Note:** Realization of output equations can be done using Basic or Universal gates






<b>b)</b>	<p><b>Compare the following (Any three points)</b></p> <p>i) <b>Volatile with Non-volatile memory</b></p> <p>ii) <b>SRAM with DRAM memory</b></p>	<b>6M</b>																																							
<b>Ans:</b>	<table border="1" data-bbox="308 336 1331 892"> <thead> <tr> <th>Parameter</th> <th>Volatile memory</th> <th>Non-Volatile memory</th> </tr> </thead> <tbody> <tr> <td><b>definition</b></td> <td>Memory required electrical power to keep information stored is called volatile memory</td> <td>Memory that will keep storing its information without the need of electrical power is called nonvolatile memory.</td> </tr> <tr> <td><b>classification</b></td> <td>All RAMs</td> <td>ROMs, EPROM, magnetic memories</td> </tr> <tr> <td><b>Effect of power</b></td> <td>Stored information is retained only as long as power is on.</td> <td>No effect of power on stored information</td> </tr> <tr> <td><b>applications</b></td> <td>For temporary storage</td> <td>For permanent storage of information</td> </tr> </tbody> </table> <p><b>2. SRAM with DRAM memory</b></p> <table border="1" data-bbox="308 1008 1331 1501"> <thead> <tr> <th>Parameter</th> <th>SRAM</th> <th>DRAM</th> </tr> </thead> <tbody> <tr> <td><b>Circuit configuration</b></td> <td>Each SRAM cell is a flip flop</td> <td>Each cell is one MOSFET &amp; a capacitor</td> </tr> <tr> <td><b>Bits stored</b></td> <td>In the form of voltage</td> <td>In the form of charges</td> </tr> <tr> <td><b>No of components per cell</b></td> <td>More</td> <td>Less</td> </tr> <tr> <td><b>Storage capacity</b></td> <td>Less</td> <td>More</td> </tr> <tr> <td><b>Refreshing</b></td> <td>It does not require refreshing</td> <td>It require refreshing.</td> </tr> <tr> <td><b>Cost</b></td> <td>It is expensive</td> <td>It is cheaper</td> </tr> <tr> <td><b>Speed</b></td> <td>It is faster</td> <td>It is slower comparatively</td> </tr> </tbody> </table>	Parameter	Volatile memory	Non-Volatile memory	<b>definition</b>	Memory required electrical power to keep information stored is called volatile memory	Memory that will keep storing its information without the need of electrical power is called nonvolatile memory.	<b>classification</b>	All RAMs	ROMs, EPROM, magnetic memories	<b>Effect of power</b>	Stored information is retained only as long as power is on.	No effect of power on stored information	<b>applications</b>	For temporary storage	For permanent storage of information	Parameter	SRAM	DRAM	<b>Circuit configuration</b>	Each SRAM cell is a flip flop	Each cell is one MOSFET & a capacitor	<b>Bits stored</b>	In the form of voltage	In the form of charges	<b>No of components per cell</b>	More	Less	<b>Storage capacity</b>	Less	More	<b>Refreshing</b>	It does not require refreshing	It require refreshing.	<b>Cost</b>	It is expensive	It is cheaper	<b>Speed</b>	It is faster	It is slower comparatively	<b>Any 3points (each 1 mark)</b>
Parameter	Volatile memory	Non-Volatile memory																																							
<b>definition</b>	Memory required electrical power to keep information stored is called volatile memory	Memory that will keep storing its information without the need of electrical power is called nonvolatile memory.																																							
<b>classification</b>	All RAMs	ROMs, EPROM, magnetic memories																																							
<b>Effect of power</b>	Stored information is retained only as long as power is on.	No effect of power on stored information																																							
<b>applications</b>	For temporary storage	For permanent storage of information																																							
Parameter	SRAM	DRAM																																							
<b>Circuit configuration</b>	Each SRAM cell is a flip flop	Each cell is one MOSFET & a capacitor																																							
<b>Bits stored</b>	In the form of voltage	In the form of charges																																							
<b>No of components per cell</b>	More	Less																																							
<b>Storage capacity</b>	Less	More																																							
<b>Refreshing</b>	It does not require refreshing	It require refreshing.																																							
<b>Cost</b>	It is expensive	It is cheaper																																							
<b>Speed</b>	It is faster	It is slower comparatively																																							

c) Give block schematic of decade counter IC 7490. Design Mod-7 counter using this IC.

6M

Ans:

**1. block schematic of decade counter IC 7490-**



2M block schematic

Mod-7 means states are from 0,1,2,3,4,5,6,0

Therefore we have to reset counter IC 7490 when  $Q_D, Q_C, Q_B, Q_A = 0111$

Design reset logic:

Output of reset circuit should be HIGH because R0(1) and R0(2) are active high inputs.

Therefore reset logic output should be low for states 0 to 6.

**Output should be HIGH for states 7 onwards.**


**Truth table & K-map:**

$Q_D$	$Q_C$	$Q_B$	$Q_A$	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1

} Invalid State

For Y

Truth Table-1M  
Kmap-1M  
Logical Dig-2M




Expression for Y:

$$Y = Q_C Q_B Q_A + Q_D$$

Circuit is-



Logic Diagram:





# V2V EDTECH LLP

Online Coaching at an Affordable Price.

## OUR SERVICES:

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT / CS
- Professional Courses



**+91 93260 50669**



**v2vedtech.com**



**V2V EdTech LLP**



**v2vedtech**



SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answers	Marking Scheme																																								
1	(A)	Attempt any FIVE of the following:	10- Total Marks																																								
	(a)	List the binary, octal and hexadecimal numbers for decimal no. 0 to 15	2M																																								
	Ans:	<table border="1"> <thead> <tr> <th>DECIMAL</th> <th>BINARY</th> <th>OCTAL</th> <th>HEXADECIMAL</th> </tr> </thead> <tbody> <tr><td>0</td><td>0000</td><td>0</td><td>0</td></tr> <tr><td>1</td><td>0001</td><td>1</td><td>1</td></tr> <tr><td>2</td><td>0010</td><td>2</td><td>2</td></tr> <tr><td>3</td><td>0011</td><td>3</td><td>3</td></tr> <tr><td>4</td><td>0100</td><td>4</td><td>4</td></tr> <tr><td>5</td><td>0101</td><td>5</td><td>5</td></tr> <tr><td>6</td><td>0110</td><td>6</td><td>6</td></tr> <tr><td>7</td><td>0111</td><td>7</td><td>7</td></tr> <tr><td>8</td><td>1000</td><td>10</td><td>8</td></tr> </tbody> </table>	DECIMAL	BINARY	OCTAL	HEXADECIMAL	0	0000	0	0	1	0001	1	1	2	0010	2	2	3	0011	3	3	4	0100	4	4	5	0101	5	5	6	0110	6	6	7	0111	7	7	8	1000	10	8	2M
DECIMAL	BINARY	OCTAL	HEXADECIMAL																																								
0	0000	0	0																																								
1	0001	1	1																																								
2	0010	2	2																																								
3	0011	3	3																																								
4	0100	4	4																																								
5	0101	5	5																																								
6	0110	6	6																																								
7	0111	7	7																																								
8	1000	10	8																																								



SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

		9	1001	11	9														
		10	1010	12	A														
		11	1011	13	B														
		12	1100	14	C														
		13	1101	15	D														
		14	1110	16	E														
		15	1111	17	F														
(b)	Define fan-in and fan-out of a gate.						2M												
Ans:	<p><b>Fan-in</b> is a term that defines the maximum number of digital inputs that a single logic gate can accept. Most transistor-transistor logic ( TTL ) gates have one or two inputs, although some have more than two. A typical logic gate has a fan-in of 1 or 2.</p> <p><b>Fan-out</b> is a term that defines the maximum number of digital inputs that the output of a single logic gate can feed. Most transistor-transistor logic ( TTL ) gates can feed up to 10 other digital gates.</p>						1M  1M												
(c)	Compare between synchronous and asynchronous counter (any two points).						2M												
Ans:	<table border="1"> <thead> <tr> <th>Synchronous Counter</th> <th>Asynchronous Counter</th> </tr> </thead> <tbody> <tr> <td>All flip flops are triggered with same clock.</td> <td>Different clock is applied to different flip flops.</td> </tr> <tr> <td>It is faster.</td> <td>It is lower</td> </tr> <tr> <td>Design is complex.</td> <td>I Design is relatively easy.</td> </tr> <tr> <td>Decoding errors not present.</td> <td>Decoding errors present.</td> </tr> <tr> <td>Any required sequence can be designed</td> <td>Only fixed sequence can be designed.</td> </tr> </tbody> </table>						Synchronous Counter	Asynchronous Counter	All flip flops are triggered with same clock.	Different clock is applied to different flip flops.	It is faster.	It is lower	Design is complex.	I Design is relatively easy.	Decoding errors not present.	Decoding errors present.	Any required sequence can be designed	Only fixed sequence can be designed.	Any two  1M for each compari son
Synchronous Counter	Asynchronous Counter																		
All flip flops are triggered with same clock.	Different clock is applied to different flip flops.																		
It is faster.	It is lower																		
Design is complex.	I Design is relatively easy.																		
Decoding errors not present.	Decoding errors present.																		
Any required sequence can be designed	Only fixed sequence can be designed.																		



SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

(d)	State two specification of DAC.	2M
Ans:	<p><b>1.Resolution:</b>  <b>Resolution</b> is defined as the ratio of change in analog output voltage resulting from a change of 1 LSB at the digital input VFS is defined as the full scale analog output voltage i.e. the analog output voltage when all the digital input with all digits 1.  <math>Resolution = VFS / (2^n - 1)</math></p> <p><b>2. Accuracy:</b>  Accuracy indicates how close the analog output voltage is to its theoretical value. It indicates the deviation of actual output from the theoretical value. Accuracy depends on the accuracy of the resistors used in the ladder, and the precision of the reference voltage used. Accuracy is always specified in terms of percentage of the full scale output that means maximum output voltage</p> <p><b>3. Linearity:</b>  The relation between the digital input and analog output should be linear.  However practically it is not so due to the error in the values of resistors used for the resistive networks.</p> <p><b>4. Temperature sensitivity:</b>  The analog output voltage of D to A converter should not change due to changes in temperature.  But practically the output is a function of temperature. It is so because the resistance values and OPAMP parameters change with changes in temperature.</p> <p><b>5. Settling time:</b>  The time required to settle the analog output within the final value, after the change in digital input is called as settling time.  The settling time should be as short as possible.</p> <p><b>6. Long term drift</b>  Long term drift are mainly due to resistor and semiconductor aging and can affect all the characteristics.  Characteristics mainly affected are linearity, speed etc.</p> <p><b>7. Supply rejection</b>  Supply rejection indicates the ability of DAC to maintain scale, linearity and other important characteristics when the supply voltage is varied.  Supply rejection is usually specified as percentage of full scale change at or near full scale voltage at 25°C</p> <p><b>8. Speed:</b>  It is defined as the time needed to perform a conversion from digital to analog. It is also defined as the number of conversions that can be performed per second.</p>	Any two, 1M for each

SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:


22320

e)	Write the gray code to given no. $(1101)_2 = (?)$ Gray.	2M	
Ans:	<p>Binary Code: 1 1 0 1</p> <p>Gray Code: 1 0 1 1</p> <p><math>(1101)_2 = (1011)</math> Gray</p>	2M	
f)	Define encoder, write the IC number of IC used as decimal to BCD encoder.	2M	
Ans:	<p>An encoder is a device or circuit that converts information from one format or code to another, for the purpose of standardization, speed or compression.</p> <p>Decimal to BCD encoder IC- 74147</p>	<p>Defination-1M</p> <p>IC-1M</p>	
g)	Draw the logical symbol of EX-OR and EX-NOR gate.	2M	
Ans:	<p><u>EX-OR GATE:-</u></p> <p><math>A \cdot \bar{B} + \bar{A} \cdot B</math></p> <p><u>EX-NOR GATE:-</u></p> <p><math>A \cdot B + \bar{A} \cdot \bar{B}</math></p>	<p>EX-OR-1M</p> <p>EX-NOR-1M</p>	
Q. No.	Sub Q. N.	Answers	Marking Scheme
2		Attempt any THREE of the following:	12- Total Marks





$$\begin{aligned}
 Y &= A + \bar{A}\bar{B}C + \bar{A}\bar{B}\bar{C} + ABC + \bar{A}\bar{B} \\
 &= A(1 + BC) + \bar{A}\bar{B}(C + \bar{C}) + \bar{A}\bar{B} \\
 &= A + \bar{A}\bar{B} + \bar{A}\bar{B} \\
 &= A + \bar{A}\bar{B} \\
 &= (A + \bar{A}) \cdot (A + \bar{B}) \\
 &= (A + \bar{B})
 \end{aligned}$$



c) Explain the following characteristics w.r.t. logic families :

- (i) Noise margin
- (ii) Power dissipation
- (iii) Figure of merit
- (iv) Speed of operation

4M

**Ans:** Noise margin indicates the amount to noise voltage circuit can tolerate at its input for both logic 1 and logic 0.

Power Dissipation: It is the amount of power dissipated in an IC.

Figure of Merit: It is defined as the product of propagation delay and power dissipated by

1M each  
definition

SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320


the gate.

Speed of Operation: Speed of a logic circuit is determined by the time between the application of input and change in the output of the circuit.


d) Draw logic diagram of half adder circuit

4M

Ans:



OR



Note: logic diagram using NAND/NOR also can be considered.

4M

Q. No.	Sub Q. N.	Answers	Marking Scheme
3		Attempt any THREE of the following :	12- Total Marks

SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

a) Draw the circuit of successive approximation type ADC and explain its working

4M

Ans:




Diagram  
2M

The successive approximation A/D converter is as shown in fig. An analog voltage ( $V_a$ ) is constantly compared with voltage  $V_i$ , using a comparator. The output produced by comparator ( $V_o$ ) is applied to an electronic Programmer.

If  $V_a = V_i$ , then  $V_o = 0$  & then no conversion is required. The programmer displays the value of  $V_i$  in the form of digital O/P.

But if  $V_a < V_i$ , then the O/P is changed by the programmer.

If  $V_a > V_i$ , then value of  $V_i$  is increased by 50% of earlier value.

But if  $V_a < V_i$ , then value of  $V_i$  is decreased by 50% of earlier value.

This new value is converted into analog form, by D/A converter so as to compare it with  $V_a$  again. This procedure is repeated till we get  $V_a = V_i$ . As the value of  $V_i$  is changed successively, this method is called as successive-approximation A/D converter.

Explanat  
ion 2M

b) Describe the operation of R-S flip flop using NAND gates only .

4M

Ans:


SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320



**Description/explanation-**

When clock = 0, the outputs of NAND gates 3 and 4 will be forced to be 1 irrespective of the values of S and R. That means  $R' = S' = 1$ . Hence the outputs of basic SR/F/F i.e.  $Q_{n+1}$  and  $\overline{Q}_{n+1}$  will not change. Thus if clock = 0, then there is no change in the output of the clocked SR flip-flop.

**Case I : S = R = 0, clock = 1: No change**

If  $S=R=0$  then outputs of NAND gate 3 and 4 are forced to become 1. Hence  $R'$  and  $S'$  both will be equal to 1. Since  $R'$  and  $S'$  are the inputs of the basic S – R flip-flop using NAND gates. There will be no change in the state of outputs.

**Case II : S =1, R = 0, clock = 1: Set**

Now  $S=0, R=1$  and a positive going edge is applied to the clock  
Output of NAND 3 i.e.  $R' = 0$  and output of NAND 4 i.e.  $S' = 1$ .  
Hence output of SR flip-flop is  $Q_{n+1} = 1$  and  $\overline{Q}_{n+1} = 0$ .  
This is the set condition.

**Case III : S =0, R = 1, clock = 1: Reset**

Now  $S=0, R=1$  and a positive edge is applied to the clock input.  
Since  $S=0$ , output of NAND – 3 i.e.  $R' = 1$ . And as  $R' = 1$  and clock = 1 the output of NAND-4 i.e.  $S' = 0$ . Hence output of SR flip-flop is  $Q_{n+1} = 0$  and  $\overline{Q}_{n+1} = 1$ .  
This is the reset condition.

**Case IV : S =1, R = 1, clock = 1: Undefined/ forbidden**

As  $S=1, R=1$  and clock = 1, the outputs of NAND gates 3 and 4 both are 0 i.e.  $S' = R'=0$ . So both the outputs  $Q_{n+1} = 1$  and  $\overline{Q}_{n+1} = 1$   
Hence output is Undefined/ forbidden.

Logical  
Diagram  
2M

Explanat  
ion 2M

Explanat  
ion  
without  
clock  
pulse  
must  
also be  
consider  
ed



SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:


22320

CLK	INPUTS		OUTPUTS		REMARK
	S	R	$Q_{n+1}$	$\overline{Q_n + 1}$	
0	X	X	$Q_n$	$\overline{Q_n}$	No change
1	0	0	$Q_n$	$\overline{Q_n}$	No change
1	0	1	0	1	Reset
1	1	0	1	0	Set
1	1	1	?	?	Forbidden

c) Give classification of memory and compare RAM and ROM (any four points)

4M

Ans: classification of memory



Classification  
2M  
Consider even if  
Secondary  
memory  
is not  
written

Comparison between RAM and ROM

RAM	RAM
1. Temporary Storage.	1. Permanent Storage.
2. Store data in MBs.	2. Store data in GBs.
3. Volatile .	3. Non-Volatile



SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

	4. Writing data is Faster.	4. Writing data is Slower.	Comparison 2M
d)	State the applications of shift register.		
Ans:	<p>1] Shift register is used as <b>Parallel to serial converter</b>, which converts the parallel data into serial data. It is utilized at the transmitter section after Analog to Digital Converter (ADC) block.</p> <p>2] Shift register is used as <b>Serial to parallel converter</b>, which converts the serial data into parallel data. It is utilized at the receiver section before Digital to Analog Converter (DAC) block.</p> <p>3] Shift register along with some additional gate(s) generate the sequence of zeros and ones. Hence, it is used as <b>sequence generator</b>.</p> <p>4] Shift registers are also used as <b>counters</b>. There are two types of counters based on the type of output from right most D flip-flop is connected to the serial input. Those are Ring counter and Johnson Ring counter.</p>		Each Application 1M Any other relevant application must be considered

Q. No.	Sub Q. N.	Answers	Marking Scheme
4		Attempt any THREE of the following :	12- Total Marks
	(a)	<p>Subtract the given number using 2's compliment method:</p> <p>(i) <math>(11011)_2 - (11100)_2</math></p> <p>(ii) <math>(1010)_2 - (101)_2</math></p>	4M
	Ans:	<p>i) Subtract <math>(11011)_2 - (11100)_2</math> using 2's complement binary arithmetic.</p> <p><b>Solution:</b></p> <p><math>(11011)_2 - (11100)_2</math></p> <p>Now,</p> <p>2's complement of <math>(11100)_2 = 1</math>'s complement of <math>(11100)_2 + 1</math></p> <p>1's complement of <math>(11100)_2 = (00011)_2</math></p>	2's complement







SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

Ans:

**De Morgan's 1<sup>st</sup> Theorem:**

It states that the compliment of sum is equal to the product of the compliment of individual variables.

$$\overline{(A + B)} = \bar{A} \bar{B}$$

Proof:

A	B	$\bar{A}$	$\bar{B}$	A+B	$\overline{(A+B)}$	$\bar{A} \bar{B}$
0	0	1	1	0	1	1
0	1	1	0	1	0	0
1	0	0	1	1	0	0
1	1	0	0	1	0	0

**De Morgan's 2<sup>nd</sup> Theorem:**

It states that the compliment of product is equal to the sum of the compliments of individual variables.

$$\overline{(A B)} = \bar{A} + \bar{B}$$

Proof:

A	B	$\bar{A}$	$\bar{B}$	A.B	$\overline{(A B)}$	$\bar{A} + \bar{B}$
0	0	1	1	0	1	1
0	1	1	0	0	1	1
1	0	0	1	0	1	1
1	1	0	0	1	0	0

Statements-1M each

Anyone proof - 2M

(c)

Compare between PLA and PAL.

4M



SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

Ans:	<p style="text-align: center;"><b>PLA</b></p> <ol style="list-style-type: none"> <li>1) Both AND and OR arrays are programmable</li> <li>2) Costliest and complex than PAL</li> <li>3) AND array can be programmed to get desired minterms.</li> <li>4) Large number of functions can be implemented.</li> <li>5) Provides more programming flexibility.</li> </ol>	<p style="text-align: center;"><b>PAL</b></p> <ol style="list-style-type: none"> <li>1) OR array is fixed and AND array is programmable.</li> <li>2) Cheaper and simpler</li> <li>3) AND array can be programmed to get desired minterm.</li> <li>4) Provides the limited number of functions.</li> <li>5) Offers less flexibility, but more likely used.</li> </ol>	Any four 4 points- 1M each
(d)	<p>Reduce the following expression using K-map and implement it</p> <p><math>F(A,B,C,D) = \sum m(1,3,5,7,8,10,14)</math></p>		4M
Ans:	<p style="text-align: center;"><math>F(A,B,C,D) = (A+\bar{D}) (\bar{A}+\bar{C}+D) (\bar{A}+B+D)</math></p>		Kmap- 1M Pairs- 1.5M Final Ans- 1.5M


SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320



(e) Describe the working of J-K flip-flop and state the race around condition.

4M

Ans:




Diagram  
-1.5M  
Working  
-1.5M  
State-  
1M

Inputs			Outputs		Comments
J	K	CLK	Q	$\bar{Q}$	
0	0	↑	$Q_0$	$\bar{Q}_0$	No change
0	1	↑	0	1	RESET
1	0	↑	1	0	SET
1	1	↑	$\bar{Q}_0$	$Q_0$	Toggle

The clock signal is applied to CLK input.

IF CLK =0 than F/F is disabled and O/P Q and  $\bar{Q}$  do not change

SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

If CLK= 1 and J=K=0 then the output Q and  $\bar{Q}$  will not change their state.


If J=0 and K= 1 then JK flip flop will reset and Q= 0 &  $\bar{Q}$  =1

If J=1 and K=0 then output will be set and Q=1 &  $\bar{Q}$  =0

If J= K=1 then Q &  $\bar{Q}$  outputs are inverted and FF will toggle

**Race Around condition:**

Race around condition occurs in J K Flip-flop only when J=K=1 and clock/enable is high (logic 1) as shown below-



In JK Flip-flop when J=K=1 and when clock goes high, output should toggle (change to opposite state), but due to multiple feedback, output changes/toggles many times till the clock/enable is high.

Thus toggling takes place more than once, called as racing or race around condition.

Q. No.	Sub Q. N.	Answers	Marking Scheme
5.		Attempt any TWO of the following:	12- Total Marks
	a)	Design BCD to seven segment decoder using IC 7447 with its truth table.	6M

SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer


Subject Code:

22320

Ans: **Note: Any one type of display shall be considered**

1. BCD to 7 segment decoder is a combinational circuit that accepts 4 bit BCD input and generates appropriate 7 segment output.
2. In order to produce the required numbers from 0 to 9 on the display the correct combination of LED segments need to be illuminated.
3. A standard 7 segment LED display generally has 8 input connections, one from each LED segment & one that acts as a common terminal or connection for all the internal segments
4. Therefore there are 2 types of display 1. Common Anode Display 2. Common Cathode Display :

Common Anode Display



For normal functioning  $\overline{LT}$ ,  $\overline{BI/RBO}$  &  $\overline{RBI}$  should be connected to logic 1

**Truth Table**

for seven segment decoder using common anode display


BCD Input				7 segment coded outputs							Display outputs
D	C	B	A	a	b	c	d	e	f	g	
0	0	0	0	0	0	0	0	0	0	1	0
0	0	0	1	1	0	0	1	1	1	1	0
0	0	1	0	0	0	1	0	0	1	0	0
0	0	1	1	0	0	0	0	1	1	0	0
0	1	0	0	1	0	0	1	1	0	0	0
0	1	0	1	0	1	0	0	1	0	0	0
0	1	1	0	1	1	0	0	0	0	0	0
0	1	1	1	0	0	0	1	1	1	1	0
1	0	0	0	0	0	0	0	0	0	0	0
1	0	0	1	0	0	0	1	1	0	0	0

Explanation 2M

Circuit Diagram 2M

Truth Table 2M

Common Cathode Display:



Truth Table

BCD inputs				→ segment coded outputs							Display output
D	C	B	A	a	b	c	d	e	f	g	
0	0	0	0	1	1	1	1	1	1	0	1
0	0	0	1	0	1	1	0	0	0	0	1
0	0	1	0	1	1	0	1	1	0	1	1
0	0	1	1	1	1	1	1	0	0	1	1
0	1	0	0	0	1	1	0	0	1	1	1
0	1	0	1	1	0	1	1	0	1	1	1
0	1	1	0	0	0	1	1	1	1	1	1
0	1	1	1	1	1	1	0	0	0	0	1
1	0	0	0	1	1	1	1	1	1	1	1
1	0	0	1	1	1	1	0	0	1	1	1

b) Describe the working of 4 bit universal shift register.

6M

Ans:


SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320



Circuit  
Diagram  
3M

Working  
3M

Fig:4 bit universal shift register

Working:


- 1. PARALLEL LOAD:** When mode control (M) is connected to logic 1, AND gates 2, 4, 6, 8 will be enabled and AND gates 1, 3, 5, 7, will be disabled. The 4-bit binary data will be loaded parallel. The clock-2 input will be applied to the flip-flops, since M= 1, AND gates -10 is enabled and gate-9 is disabled. Input will transfer parallel data to QA to QD outputs.
- 2. SHIFT RIGHT:** When mode control (M) is connected to logic 0, AND gates 1, 3, 5, 7 will be enabled and gates 2, 4, 6, 8, will be disabled. The data will be shifted serially. The clock -1, input will be applied to the flip-flops, Since M = 0, AND gates - 9 is enabled, and gates -10 is disabled. The data is shifted serially to right from QA to QD.
- 3. SHIFT LEFT:** When mode control (M) is connected to logic 1, AND gates 2, 4, 6, 8 will be enabled. This mode permits parallel loading of the register and shift-left operation. The shift-left operation can be accomplished by connecting the output of each flip flop to the parallel input of the previous flip-flop and serial input is applied at the input.

c) Design basic logic gates using NAND and NOR gate.

6M


Ans:

AND gate using NAND




AND gate using NAND

OR gate using NAND



NOT gate using NAND  $A \cdot A = \bar{A}$



OR gate using NOR gate:

Expression for OR gate is  $Y = \overline{\overline{A + B}} = A + B$

Each  
Gate  
Design  
1 Marks




SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer


Subject Code:

22320




AND gate using NOR gate:

Expression for AND gate is  $Y = \overline{\overline{A} + \overline{B}} = \overline{\overline{A}} \cdot \overline{\overline{B}} = A \cdot B$  (Applying De Morgan's theorem)



NOT gate using NOR  $Y = \overline{A + A} = \overline{A}$



Q. No.	Sub Q. N.	Answers	Marking Scheme
6.		Attempt any TWO of the following :	12- Total Marks
	a)	Design a mod-6 Asynchronous counter with truth-table and logic.	6M
	Ans:	MOD 6 asynchronous counter will require 3 flip flops and will count from 000 to 101. Rest of the states are invalid. To design the combinational circuit of valid states, following truth table and K-map is drawn:	Truth Table 2M

SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

Q <sub>C</sub>	Q <sub>B</sub>	Q <sub>A</sub>	Reset Logic
0	0	0	1
0	0	1	1
0	1	0	1
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

From the above truth table, we draw the K-maps and get the expression for the MOD 6 asynchronous counter.




Fig: K-map for above truth table

Thus reset logic is OR of complemented forms of QC and QB. This will be given to the reset inputs of the counter so that as soon as count 110 reaches, the counter will reset. Thus the counter will count from 000 to 101. The implementation of the designed MOD 6 asynchronous counter is shown below:

Logic  
Diagram  
2M

Circuit  
Diagram  
2M

SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320





Fig: Circuit diagram of MOD 6 asynchronous counter

b) Design 1:8 de multiplexer using 1:4 de multiplexer

6M

Ans:

Design  
3M



Truth  
Table  
3M

Fig:1:8 Demultiplexer using 1:4 demultiplexer

Data Input	Select Inputs			Outputs							
	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y <sub>7</sub>	Y <sub>6</sub>	Y <sub>5</sub>	Y <sub>4</sub>	Y <sub>3</sub>	Y <sub>2</sub>	Y <sub>1</sub>	Y <sub>0</sub>
D	0	0	0	0	0	0	0	0	0	0	D
D	0	0	1	0	0	0	0	0	0	D	0
D	0	1	0	0	0	0	0	0	D	0	0
D	0	1	1	0	0	0	0	D	0	0	0
D	1	0	0	0	0	0	D	0	0	0	0
D	1	0	1	0	0	D	0	0	0	0	0
D	1	1	0	0	D	0	0	0	0	0	0
D	1	1	1	D	0	0	0	0	0	0	0

Fig: Truth Table of 1:8 Demultiplexer .

c) Draw the circuit diagram of 4 bit R-2R ladder DAC and obtain its output voltage expression

6M

Ans:


SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer


Subject Code:

22320



2M

Fig 1: 4 bit R-2R ladder DAC



2M

Fig 2: Simplified circuit diagram of Fig 1

Therefore output analog voltage  $V_o$  is given by,



SUMMER-19 EXAMINATION

Subject Name: Digital technique

Model Answer

Subject Code:

22320

$$V_o = - \left( \frac{R_f}{3R} \cdot \frac{V_R}{2^4} b_0 + \frac{R_f}{3R} \cdot \frac{V_R}{2^3} b_1 + \frac{R_f}{3R} \cdot \frac{V_R}{2^2} b_2 + \frac{R_f}{3R} \cdot \frac{V_R}{2^1} b_3 \right)$$

2M

$$V_o = - \left( \frac{R_f}{3R} \right) \left( \frac{V_R}{2^4} \right) [8b_3 + 4b_2 + 2b_1 + b_0]$$



# V2V EDTECH LLP

Online Coaching at an Affordable Price.

## OUR SERVICES:

- Diploma in All Branches, All Subjects
- Degree in All Branches, All Subjects
- BSCIT / CS
- Professional Courses



**+91 93260 50669**



**v2vedtech.com**



**V2V EdTech LLP**



**v2vedtech**



WINTER – 19 EXAMINATIONS

Subject Name: Digital Techniques

Model Answer

Subject Code: 22320

**Important Instructions to examiners:**

- 1) The answers should be examined by key words and not as word-to-word as given in the model answer scheme.
- 2) The model answer and the answer written by candidate may vary but the examiner may try to assess the understanding level of the candidate.
- 3) The language errors such as grammatical, spelling errors should not be given more importance (Not applicable for subject English and Communication Skills).
- 4) While assessing figures, examiner may give credit for principal components indicated in the figure. The figures drawn by candidate and model answer may vary. The examiner may give credit for any equivalent figure drawn.
- 5) Credits may be given step wise for numerical problems. In some cases, the assumed constant values may vary and there may be some difference in the candidate's answers and model answer.
- 6) In case of some questions credit may be given by judgement on part of examiner of relevant answer based on candidate's understanding.
- 7) For programming language papers, credit may be given to any other program based on equivalent concept.

Q. No.	Sub Q. N.	Answer	Marking Scheme									
Q.1		Attempt any <b>FIVE</b> of the following:	<b>10-Total Marks</b>									
	a)	Convert $(D8F)_{16}$ into binary and octal.	<b>2M</b>									
	Ans:		<p><b>1M</b></p> <p><b>1M</b></p>									
	b)	Draw symbol, Truth table and logic equation of Ex-OR gate.	<b>2M</b>									
	Ans:	<p>Logic Equation = <math>A\bar{B} + \bar{A}B</math> OR <math>A \oplus B</math></p> <p>Truth Table:</p> <table border="1" style="margin-left: auto; margin-right: auto;"> <thead> <tr> <th colspan="2">Inputs</th> <th>Output</th> </tr> <tr> <th>A</th> <th>B</th> <th>Y</th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> <td>0</td> </tr> </tbody> </table>	Inputs		Output	A	B	Y	0	0	0	<p><b>½ M</b></p> <p><b>½ M</b></p> <p><b>1M</b></p>
Inputs		Output										
A	B	Y										
0	0	0										





		<table border="1"> <tr> <td>0</td> <td>1</td> <td>1</td> </tr> <tr> <td>1</td> <td>0</td> <td>1</td> </tr> <tr> <td>1</td> <td>1</td> <td>0</td> </tr> </table>	0	1	1	1	0	1	1	1	0				
0	1	1													
1	0	1													
1	1	0													
c)	<b>State the DeMorgan's Theorems.</b>		<b>2M</b>												
<b>Ans:</b>	De Morgan's 1 <sup>st</sup> Theorem complement of sum is equal to product of their individual complements. OR $\overline{A + B} = \overline{A} \bullet \overline{B}$ De Morgan's 2 <sup>nd</sup> theorem Complement of product is equal to sum of their individual complements. OR $\overline{A \bullet B} = \overline{A} + \overline{B}$		<b>1<sup>st</sup> -1M</b> <b>2<sup>nd</sup> -1M</b>												
d)	<b>Convert the following expression into standard SOP form.</b> <b>Y = AB + A<math>\overline{C}</math> + BC</b>		<b>2M</b>												
<b>Ans:</b>	Y = AB + A $\overline{C}$ + BC Total variable ABC 1 <sup>st</sup> Product term = AB ( C is missing) 2 <sup>nd</sup> Product term = A $\overline{C}$ ( B is missing) 3 <sup>rd</sup> Product term = BC ( A is missing) Y = AB • 1 + A $\overline{C}$ • 1 + BC • 1 Y = AB(C + $\overline{C}$ ) + A $\overline{C}$ (B + $\overline{B}$ ) + BC(A + $\overline{A}$ ) Y = <u>ABC</u> + <u>AB<math>\overline{C}</math></u> + <u>ABC<math>\overline{B}</math></u> + <u>A<math>\overline{C}</math>B</u> + <u>A<math>\overline{C}</math><math>\overline{B}</math></u> + <u>ABC</u> + <u><math>\overline{A}</math>BC</u> ( $\because A + \overline{A} = 1$ ) Y = ABC + AB $\overline{C}$ + A $\overline{C}$ B + A $\overline{C}$ $\overline{B}$ Standard SOP Form		<b>2M</b>												
e)	<b>Draw symbol and write truth table of D and T Flip Flop.</b>		<b>2M</b>												
<b>Ans:</b>	(Note: Symbol with other triggering method also can be consider) <div style="display: flex; justify-content: space-around; align-items: flex-start;"> <div style="text-align: center;"> <p>e) D Flip Flop</p> <p>Symbol (1/2 M)</p> <p>Truth table (1/2 M)</p> <table border="1"> <thead> <tr> <th>Input D</th> <th>Output Q<sub>n+1</sub></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>0</td> </tr> <tr> <td>1</td> <td>1</td> </tr> </tbody> </table> </div> <div style="text-align: center;"> <p>T FF</p> <p>Symbol (1/2 M)</p> <p>Truth table (1/2 M)</p> <table border="1"> <thead> <tr> <th>Input T</th> <th>Output Q<sub>n+1</sub></th> </tr> </thead> <tbody> <tr> <td>0</td> <td>Q<sub>n</sub></td> </tr> <tr> <td>1</td> <td><math>\overline{Q_n}</math></td> </tr> </tbody> </table> </div> </div>		Input D	Output Q <sub>n+1</sub>	0	0	1	1	Input T	Output Q <sub>n+1</sub>	0	Q <sub>n</sub>	1	$\overline{Q_n}$	<b>1M</b> <b>Symbol</b>  <b>1M</b> <b>Truth table</b>
Input D	Output Q <sub>n+1</sub>														
0	0														
1	1														
Input T	Output Q <sub>n+1</sub>														
0	Q <sub>n</sub>														
1	$\overline{Q_n}$														
f)	<b>Write down number of flip flops are required to count 16 clock pulses.</b>		<b>2M</b>												
<b>Ans:</b>	No of states = no. of clock pulses = 16		<b>2M</b>												







<p><b>Ans:</b></p>	<p> <math>F_1 = \sum m (0, 2, 4, 6)</math>  <math>f_2 = \sum m (1, 3, 5)</math> </p> <p>(4 marks)</p>	<p>4M</p>
--------------------	---	-----------

<p><b>Q.3</b></p>	<p>Attempt any <b>THREE</b> of the following:</p>	<p>12-Total Marks</p>
-------------------	---	-----------------------

<p>a)</p>	<p>Realize the following logic expression using only NAND gates.</p> <p>(i) OR (ii) AND (iii) NOT</p>	<p>4M</p>
-----------	---	-----------

<p><b>Ans:</b></p> <p>(i) OR</p> <p>(ii) AND</p> <p>(ii) NOT</p> <p>(out put A bar)</p>	<p>OR gate from NAND gates</p> <p>AND gate</p> <p>(ii) NOT</p>	<p>1½ M</p> <p>1½ M</p> <p>1M</p>
---	--	-----------------------------------



b) Draw binary to gray converter and write its truth table.

4M

Ans: Truth Table for 4 bit Binary to Gray code converter

2M Truth table

Binary Input				Gray Output			
B3	B2	B1	B0	G3	G2	G1	G0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	1
0	0	1	1	0	0	1	0
0	1	0	0	0	1	1	0
0	1	0	1	0	1	1	1
0	1	1	0	0	1	0	1
0	1	1	1	0	1	0	0
1	0	0	0	1	1	0	0
1	0	0	1	1	1	0	1
1	0	1	0	1	1	1	1
1	0	1	1	1	1	1	0
1	1	0	0	1	0	1	0
1	1	0	1	1	0	1	1
1	1	1	0	1	0	0	1
1	1	1	1	1	0	0	0

Note:  
Kmap is optional

K-MAP FOR G3:

	B1B0	00	01	11	10
B3B2	00	0	0	0	0
	01	0	0	0	0
	11	1	1	1	1
	10	1	1	1	1

$G3=B3$

K-MAP FOR G2

	B1B0	00	01	11	10
B3B2	00	0	0	0	0
	01	1	1	1	1
	11	0	0	0	0
	10	1	1	1	1

$$G2 = \overline{B3}B2 + \overline{B2}B3$$

$$=B3 \text{ XOR } B2$$

K-MAP FOR G1:

2M  
Logical diagram

	B1B0	00	01	11	10
B3B2	00	0	0	1	1
	01	1	1	0	0
	11	1	1	0	0
	10	0	0	1	1

$$G1 = \overline{B2} B1 + B2 \overline{B1}$$

$$= B1 \text{ XOR } B2$$


K-MAP FOR G0:

	B1B0	00	01	11	10
B3B2	00	0	1	0	1
	01	0	1	0	1
	11	0	1	0	1
	10	0	1	0	1

$$G0 = \overline{B1} B0 + B1 \overline{B0}$$

$$= B1 \text{ XOR } B0$$

Diagram for 4 bit Binary to Gray code converter:




(Note: Realization of output equation can be done Basic or Universal)

c) Describe the working of JK flip flop with truth table and logic Diagram.

4M

Ans: logic Diagram:

1M



J	K	CLK	Q
0	0	↑	Q <sub>0</sub> (no change)
1	0	↑	1
0	1	↑	0
1	1	↑	$\bar{Q}_0$ (toggles)

**Working:**

The JK flip flop is basically a gated SR flip-flop with the addition of a clock input circuitry that prevents the illegal or invalid output condition that can occur when both inputs S and R are equal to logic level “1”. Due to this additional clocked input, a JK flip-flop has four possible input combinations, “logic 1”, “logic 0”, “no change” and “toggle”.

Both the S and the R inputs of the previous SR bistable have now been replaced by two inputs called the J and K inputs, respectively after its inventor Jack Kilby. Then this equates to: J = S and K = R.

The two 2-input AND gates of the gated SR bistable have now been replaced by two 3-input NAND gates with the third input of each gate connected to the outputs at Q and  $\bar{Q}$ . This cross coupling of the SR flip-flop allows the previously invalid condition of S = “1” and R = “1” state to be used to produce a “toggle action” as the two inputs are now interlocked.

If the circuit is now “SET” the J input is inhibited by the “0” status of Q through the lower NAND gate. If the circuit is “RESET” the K input is inhibited by the “0” status of  $\bar{Q}$  through the upper NAND gate. As Q and  $\bar{Q}$  are always different we can use them to control the input. When both inputs J and K are equal to logic “1”, the JK flip flop toggles

1M


2M

**d) Describe the working of 4 bit SISO (serial in serial out) shift register with diagram and waveform if input is 01101.**

4M

**Ans:** Diagram:(use SR or JK or D type flip flop)

1M




**Working:**

The DATA leaves the shift register one bit at a time in a serial pattern, hence the name **Serial-in to Serial-Out Shift Register** or **SISO**.

The SISO shift register is one of the simplest of the four configurations as it has only three connections, the serial input (SI) which determines what enters the left hand flip-flop, the serial output (SO) which is taken from the output of the right hand flip-flop and the sequencing clock signal (Clk). The logic circuit diagram below shows a generalized serial-in serial-out shift register, Output of FFA is Q<sub>4</sub>, FFB Q<sub>3</sub>, FFC Q<sub>2</sub> and FFD is Q<sub>1</sub>

1½ M

Waveform:(Input is 01101)



1½ M

Q.4


Attempt any THREE of the following :

12-Total  
Marks

a) Design a full Adder using Truth Table and K-map.

4M

Ans: A full adder is a combinational logic circuit that performs addition between three bits, the two input bits A and B, and carry C from the previous bit.




Truth Table:

Input			Output	
A	B	Cin	Sum	Carry
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

Truth  
table 1½  
M



K-map simplification for carry and sum



Logical diagram:




Fig. 3.17 Implementation of full-adder


1M

1½ M

b) Describe the working of ring counter using D flip flop with diagram and waveforms.


4M

Ans: Diagram:



Waveforms:

Diagram: 1  
½ M



Working:

The ring counter is a cascaded connection of flip flops, in which the output of last flip flop is connected to input of first flip flop. In ring counter if the output of any stage is 1, then its remainder is 0. The Ring counters transfers the same output throughout the circuit. That means if the output of the first flip flop is 1, then this is transferred to its next stage i.e. 2nd flip flop. By transferring the output to its next stage, the output of first flip flop becomes 0. And this process continues for all the stages of a ring counter. If we use n flip flops in the ring counter, the '1' is circulated for every n clock cycles.


Waveform  
:1½ M

Explainati  
on:1 M

c) Draw block diagram of programmable logic Array.

4M

Ans: Diagram:



4M

d) Compare the following:  
(i) Volatile with Non Volatile.  
(ii) EPROM with EEPROM.

4M

Ans:

(i) Volatile with Non Volatile.

Parameter	Volatile memory	Non-Volatile memory
definition	Memory required electrical power to keep information stored is called volatile memory	Memory that will keep storing its information without the need of electrical power is called nonvolatile memory.
classification	All RAMs	ROMs, EPROM, magnetic memories

2M (Any  
two point  
1 M each)

Effect of power applications	Stored information is retained only as long as power is on. For temporary storage	No effect of power on stored information For permanent storage of information
------------------------------	--	--


ii) EPROM with EEPROM.

Parameter	EPROM	EEPROM.
Stands for	Erasable Programable Read-Only Memory.	Electrically Erasable Programmable Read-Only Memory.
Basic	Ultraviolet Light is used to erase the content of EPROM.	EEPROM contents are erased using electrical signal.
Appearance	EPROM has a transparent quartz crystal window at the top.	EEPROM are totally encased in an opaque plastic case.
Technology	EPROM is modern version of PROM.	EEPROM is the modern version of EPROM.

1M(Any two point each)

e) Describe the working principal of successive approximation ADC. 4M

Ans: Note: Other relevant diagram and explanation also can be considered.  
Diagram:



2M


Working:

The successive approximation A/D converter is as shown in fig. An analog voltage ( $V_a$ ) is constantly compared with voltage  $V_i$ , using a comparator. The output produced by comparator ( $V_o$ ) is applied to an electronic Programmer. If  $V_a = V_i$ , then  $V_o = 0$  & then no conversion is required. The programmer displays the value of  $V_i$  in the form of digital O/P. But if  $V_a > V_i$ , then the O/P is changed by the programmer. If  $V_a > V_i$ , then value of  $V_i$  is increased by 50% of earlier value. But if  $V_a < V_i$ , then value of  $V_i$  is decreased by 50% of earlier value.

2M

This new value is converted into analog form, by D/A converter so as to compare it with  $V_a$  again. This procedure is repeated till we get  $V_a = V_i$ . As the value of  $V_i$  is changed successively, this method is called as successive-approximation A/D converter.

OR



When the starts signal goes low the successive approximation register SAR is cleared and output voltage of DAC will be 0v. When start goes high the conversion starts. After starts, during first clock pulse the control circuit set MSB bit so SAR output will be 1000 0000. This is connected as input to DAC so output of DAC is compared with  $V_{in}$  input voltage. If  $V_{DAC}$  is more than  $V_{in}$  the comparator output  $-V_{sat}$ , if  $V_{DAC}$  is less than  $V_{in}$ , the comparator output is  $+V_{sat}$ . If output of DAC i.e.  $V_{DAC}$  is  $+V_{sat}$  (i.e. unknown analog input voltage  $V_{in} > V_{DAC}$ ) then MSB bit is kept set, otherwise it is reset. Consider MSB is set so SAR will contain 1000 0000. The next clock pulse will set next bit i.e. D6 bit is kept as it is, but if it  $-V_{sat}$  the D6 bit reset. The process of checking and taking decision to keep bit set or to reset is continued upto D0. Then the DAC input will be digital data equal to analog input. When the conversion is finished the control circuits sends out an end of conversion signal and data is locked in buffer register.

Q.5

Attempt any **TWO** of the following :

12- M


(a)

(i) Convert the following binary number  $(11001101)_2$  into Gray Code and Excess-3 Code.

2M



	<p><b>Ans:</b></p>	<p style="text-align: center;"><u>Binary to Gray Code</u></p> <p style="text-align: center;"><math>(11001101)_2 = (10101011)_{\text{Gray code}}</math></p> <p style="text-align: center;"> <math display="block">\begin{array}{cccccccc} 1 &amp; 1 &amp; 0 &amp; 0 &amp; 1 &amp; 1 &amp; 0 &amp; 1 \\ \downarrow &amp; \downarrow &amp; \downarrow &amp; \downarrow &amp; \downarrow &amp; \downarrow &amp; \downarrow &amp; \downarrow \\ 1 &amp; 0 &amp; 1 &amp; 0 &amp; 1 &amp; 0 &amp; 1 &amp; 1 \end{array}</math> </p> <p style="text-align: center;"><u>Binary to Excess-3 Code</u></p> <p>Step 1 : Binary to Decimal</p> <p style="text-align: center;"><math>(11001101)_2</math> to Decimal</p> <p style="text-align: center;"><math>(11001101)_2 = 1 \times 2^7 + 1 \times 2^6 + 0 + 0 + 1 \times 2^3 + 1 \times 2^2 + 0 + 1 \times 2^0</math></p> <p style="text-align: center;"><math>= 128 + 64 + 8 + 4 + 1</math></p> <p style="text-align: center;"><math>= (205)_{10}</math></p> <p>Step 2 : Decimal to BCD</p> <p style="text-align: center;"> <math display="block">\begin{array}{ccc} \underline{2} &amp; \underline{0} &amp; \underline{5} \\ \downarrow &amp; \downarrow &amp; \downarrow \\ 0010 &amp; 0000 &amp; 0101 \\ + 0011 &amp; 0011 &amp; 0011 \\ \hline 0101 &amp; 0011 &amp; 1000 \end{array} \rightarrow \text{Excess 3 code}</math> </p>	<p><b>1M each conversion</b></p>
		<p><b>(ii) Perform the BCD Addition.</b> <math>(17)_{10} + (57)_{10}</math></p>	<p><b>2M</b></p>
	<p><b>Ans:</b></p>	<p><math>(17)_{10}</math>    0001    0111</p> <p><math>(57)_{10} +</math> <u>0101</u>    0111    -----(1/2 M)</p> <p style="padding-left: 40px;">0110    1110</p> <p style="padding-left: 40px;">Valid    Invalid</p> <p style="padding-left: 40px;">BCD    BCD    -----(1/2 M)</p> <p>ADD 0110 TO Invalid BCD</p> <p style="padding-left: 40px;"> <math display="block">\begin{array}{cc} 1 &amp; 11 \\ 0110 &amp; 1110 \\ + 0000 &amp; 0110 \\ \hline 01110100 \end{array}</math> </p> <p style="padding-left: 40px;">----- (1/2 M)</p> <p style="padding-left: 40px;">7    4</p> <p style="padding-left: 40px;">= <math>(74)_{10}</math>    -----(1/2 M)</p>	<p><b>1/2 Each step</b></p>
		<p><b>(iii) Perform the binary addition.</b> <math>(10110 \bullet 110)_2 + (1001 \bullet 10)_2</math></p>	<p><b>2M</b></p>
	<p><b>Ans:</b></p>	<p><math>10110.110_2 - (1001.10)_2 = (100000.010)_2</math></p> <p style="padding-left: 40px;"> <math display="block">\begin{array}{r} 11111 \\ 10110.110 \\ + 1001.10 \\ \hline 100000.010 \end{array}</math> </p>	<p><b>2M</b></p>
	<p><b>(b)</b></p>	<p><b>Design a 4bit ripple counter using JK flip flop, with truth table and waveforms.</b></p>	<p><b>6M</b></p>
	<p><b>Ans:</b></p>	<p>Circuit Diagram:</p>	<p><b>2M</b></p>




Truth Table:

State	$Q_D$	$Q_C$	$Q_B$	$Q_A$
0	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1
0	0	0	0	0

2M

Timing Diagram / Waveforms:



2M

(c)

Calculate the analog output for 4 bit weighted register type DAC for inputs

(i) 1011

(ii) 1001

Assume ( $V_{fs}$ ) full scale range of voltage is 5V

6M

Ans:

Given:

$$V_R = V_{fs} = 5V$$

Formula Used:

$$V_o = - V_R (B_1.2^{-1} + B_2.2^{-2} + B_3.2^{-3} + B_4.2^{-4})$$

1. 1011

$$V_o = - V_R (B_1.2^{-1} + B_2.2^{-2} + B_3.2^{-3} + B_4.2^{-4})$$


3M each



		$= -5 (1 \cdot 1/2 + 0 + 1 \cdot 1/2^3 + 1 \cdot 1/2^4)$ $= -5 (1 \cdot 1/2 + 1 \cdot 1/8 + 1 \cdot 1/16)$ $= -5 (0.5 + 0.125 + 0.0625) = 3.4375V$ $V_o = \underline{3.4375 V}$ <p>2. 1001</p> $V_o = -VR (B1.2^{-1} + B2.2^{-2} + B3.2^{-3} + B4.2^{-4})$ $= -10 (1 \cdot 1/2 + 0 + 0 + 1 \cdot 1/2^4)$ $= -10 (1 \cdot 1/2 + 0 + 0 + 1 \cdot 1/16)$ $= -10 (0.5 + 0.0625) = 2.8125V$ $V_o = \underline{2.8125 V}$																													
Q.6		<b>Attempt any <u>TWO</u> of the following:</b>	<b>12-Total Marks</b>																												
	(a)	<b>Compare TTL, CMOS and ECL logic family on the following points.</b> <b>(i) Basic Gates</b> <b>(ii) Propagation delay</b> <b>(iii) Fan out</b> <b>(iv) Power Dissipation</b> <b>(v) Noise immunity</b> <b>(vi) Speed power product</b>	<b>6M</b>																												
	<b>Ans:</b>	<table border="1"> <thead> <tr> <th>Parameter</th> <th>TTL</th> <th>CMOS</th> <th>ECL</th> </tr> </thead> <tbody> <tr> <td>Basic gates</td> <td>NAND</td> <td>NOR/NAND</td> <td>OR/NOR</td> </tr> <tr> <td>Propagation delay</td> <td>10</td> <td>70-105</td> <td>2</td> </tr> <tr> <td>Fan out</td> <td>10</td> <td>50</td> <td>25</td> </tr> <tr> <td>Power Dissipation</td> <td>10mW</td> <td>1.01mW</td> <td>40-55mW</td> </tr> <tr> <td>Noise Immunity</td> <td>0.2V</td> <td>5V</td> <td>0.25V</td> </tr> <tr> <td>Speed Power Product</td> <td>100</td> <td>0.7</td> <td>100</td> </tr> </tbody> </table>	Parameter	TTL	CMOS	ECL	Basic gates	NAND	NOR/NAND	OR/NOR	Propagation delay	10	70-105	2	Fan out	10	50	25	Power Dissipation	10mW	1.01mW	40-55mW	Noise Immunity	0.2V	5V	0.25V	Speed Power Product	100	0.7	100	<b>1M Each parameter</b>
Parameter	TTL	CMOS	ECL																												
Basic gates	NAND	NOR/NAND	OR/NOR																												
Propagation delay	10	70-105	2																												
Fan out	10	50	25																												
Power Dissipation	10mW	1.01mW	40-55mW																												
Noise Immunity	0.2V	5V	0.25V																												
Speed Power Product	100	0.7	100																												
	(b)	<b>Design a BCD adder using IC 7483.</b>	<b>6M</b>																												
	<b>Ans:</b>	<b>(Note: Labeled combinational circuit can be drawn using universal gate also)</b> 1) To implement BCD adder we require: <ul style="list-style-type: none"> <li>• 4-bit binary adder for initial addition</li> <li>• Logic circuit to detect sum greater than 9</li> <li>• One more 4-bit adder to add 0110201102 in the sum if sum is greater than 9 or carry is 1</li> </ul> 2) The logic circuit to detect sum greater than 9 can be determined by simplifying the																													

Boolean expression of given truth Table.

Inputs				Output
S <sub>3</sub>	S <sub>2</sub>	S <sub>1</sub>	S <sub>0</sub>	Y
0	0	0	0	0
0	0	0	1	0
0	0	1	0	0
0	0	1	1	0
0	1	0	0	0
0	1	0	1	0
0	1	1	0	0
0	1	1	1	0
1	0	0	0	0
1	0	0	1	0
1	0	1	0	1
1	0	1	1	1
1	1	0	0	1
1	1	0	1	1
1	1	1	0	1
1	1	1	1	1



$$= S3.S2 + S3.S1$$


- 3) Y=1 indicates sum is greater than 9. We can put one more term, C<sub>out</sub> in the above expression to check whether carry is one.
- 4) If any one condition is satisfied we add 6(0110) in the sum.
- 5) With this design information we can draw the block diagram of BCD adder, as shown in figure below.

**Truth Table: 2M**

**K-Map: 1M**

**Circuit Diagram: 3M**





(c) Design a 3 bit synchronous counter using JK Flip Flop.

6M


Ans: 1) Step1:  
Construct JK state table with corresponding excitation table:

2M

Output State Transitions		Flip-flop inputs			
Present State Q2 Q1 Q0	Next state Q2 Q1 Q0	J2 K2	J1 K1	J0 K0	
0 0 0	0 0 1	0 X	0 X	1 X	
0 0 1	0 1 0	0 X	1 X	X 1	
0 1 0	0 1 1	0 X	X 0	1 X	
0 1 1	1 0 0	1 X	X 1	X 1	
1 0 0	1 0 1	X 0	0 X	1 X	
1 0 1	1 1 0	X 0	1 X	X 1	
1 1 0	1 1 1	X 0	X 0	1 X	
1 1 1	0 0 0	X 1	X 1	X 1	


State Table and Corresponding Excitation Table (d=don't care)

Step 2:  
Build Karnaugh Map or Kmap for each JK inputs:



$J_2 = Q_1 \cdot Q_0$        $J_1 = Q_0$        $J_0 = 1$   
 $K_2 = Q_1 \cdot Q_0$        $K_1 = Q_0$        $K = 1$

Step3:  
Draw the complete design as below:



Note: It can also be designed using any other Flip Flop.

2M

2M